Product Summary
The 74HC573N is a high-speed Si-gate CMOS devices and are pincompatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no.7A. The 74HC573N is an octal D-type transparent latches featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all latches. The “573” consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enter the latches.
Features
74HC573N features:(1)Inputs and outputs on opposite sides of package allowing easy; (2)interface with microprocessors; (3)Useful as input or output port for microprocessors/ microcomputers; (4)3-state non-inverting outputs for bus oriented applications; (5)Common 3-state output enable input; (6)Functionally identical to the “563” and “373”; (7)Output capability: bus driver; (8)ICC category: MSI.
Diagrams
Image | Part No | Mfg | Description | ![]() |
Pricing (USD) |
Quantity | ||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
![]() |
![]() 74HC573N,652 |
![]() NXP Semiconductors |
![]() Latches OCT D LATCH INV 3ST |
![]() Data Sheet |
![]()
|
|
||||||||||||
Image | Part No | Mfg | Description | ![]() |
Pricing (USD) |
Quantity | ||||||||||||
![]() |
![]() 74HC |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||||||||||
![]() |
![]() 74HC/HCT02 |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||||||||||
![]() |
![]() 74HC/HCT03 |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||||||||||
![]() |
![]() 74HC/HCT10 |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||||||||||
![]() |
![]() 74HC/HCT107 |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||||||||||
![]() |
![]() 74HC/HCT109 |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|